Device Mismatch Limitations on Performance ofa

نویسندگان

  • Nagendra Kumar
  • Philippe O. Pouliquen
  • Andreas G. Andreou
چکیده

The performance of a Hamming Distance Classiier based on static memory cells and an analog winner-takes-all circuit depends on device matching in the various parts of the circuit. This dependence has been analyzed, leading to design criteria for choosing the device sizes and chip structure. The theoretical performance of a CMOS chip designed to operate in the subthreshold region has been compared with the actual experimental results.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Performances And Limitations Of A Technique For Background Calibration Of Capacitor Mismatch Errors In Pipelined A/D Converters

This paper analyses the performances of a recently proposed background calibration technique with digital cancellation of D/A converter noise, which has been recently proposed for highspeed, high-resolution, pipelined Analog-to-Digital Converters (ADCs).

متن کامل

Are Performance Limitations in Visual Short-Term Memory Tasks Due to Capacity Limitations or Model Mismatch?

Performance limitations in visual short-term memory (VSTM) tasks have traditionally been explained in terms of resource or capacity limitations. It has been claimed, for example, that VSTM possesses a limited amount of cognitive or neural “resources” that can be used to remember a visual display. In this paper, we highlight the potential importance of a previously neglected factor that might co...

متن کامل

FATIGUE BEHAVIOUR OFA ROLLED AZ31 MAGNESIUM ALLOYS PREPARED BY EPAND BB CONDITIONS

Abstract: Rotating bending fatigue tests have been performed using smooth specimens of a rolled AZ31 magnesium alloy in laboratory air at ambient temperature. Fatigue strength and characteristic was evaluated and fracture mechanism was discussed on the basis fracture surface analysis. Electrical polishing (EP) as well as deep rolling (ball burnishing (BB)) U-notched specimens were performed on ...

متن کامل

Novel attributes of steep-slope staggered type heterojunction p-channel electron-hole bilayer tunnel field effect transistor

In this paper, the electrical characteristics and sensitivity analysis of staggered type p-channel heterojunction electron-hole bilayer tunnel field effect transistor (HJ-EHBTFET) are thoroughly investigated via simulation study. The minimum lattice mismatch between InAs/GaAs0.1Sb0.9 layers besides low carrier effective mass of materials provides high probability ...

متن کامل

Modeling Transistor Mismatch

20 0740-7475/06/$20.00 © 2006 IEEE Copublished by the IEEE CS and the IEEE CASS IEEE Design & Test of Computers DIGITAL AND ANALOG ICS generally rely on the concept of matched behavior between identically designed devices.1-3 Time-independent variations between identically designed transistors, called mismatch, affect the performance of most analog and even digital MOS circuits. In analog circu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007